Unfortunately, this job posting is expired.
Don't worry, we can still help! Below, please find related information to help you with your job search.
Some similar recruitments
Design Verification Engineer Jobs
Recruited by Ripple Technology Inc. 8 months ago Address Milpitas, CA, United States
Soc Power Validation Engineer
Recruited by Apple 8 months ago Address San Diego, CA, United States
Wireless Design Verification Engineer
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Asic Design Engineer Jobs
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Ic Design Engineer Jobs
Recruited by Lawrence Berkeley National Laboratory 8 months ago Address , San Francisco Bay Area $154,272 - $207,852 a year
Design Engineer Jobs
Recruited by Arktura 9 months ago Address Gardena, CA, United States
Cpu Verification Engineer Jobs
Recruited by Ampere Computing 9 months ago Address , Santa Clara, 95054 $108,000 - $180,000 a year
Design Engineer Jobs
Recruited by Kinnos 9 months ago Address Fremont, CA, United States
Design Verification Engineer Jobs
Recruited by Apple 9 months ago Address Cupertino, CA, United States
Design Engineer Jobs
Recruited by Rivian 9 months ago Address Irvine, CA, United States
Design Engineer Jobs
Recruited by MAPNA TUGA 10 months ago Address Los Angeles Metropolitan Area, United States
Design Engineer Jobs
Recruited by Adecco Search 10 months ago Address Carlsbad, CA, United States
Ams Design Engineer Jobs
Recruited by Celestial AI 11 months ago Address Santa Clara, CA, United States
Engineer - Design Jobs
Recruited by Sierra Pacific Industries 11 months ago Address , Red Bluff, 96080, Ca $65,000 - $115,000 a year
Validation & Verification Engineer Jobs
Recruited by Skyryse 11 months ago Address El Segundo, CA, United States
Design Engineer Jobs
Recruited by Cognizant 11 months ago Address , El Dorado Hills, Ca
Asic Soc Verification Jobs
Recruited by Tara Technical Solutions (TTS) 11 months ago Address San Francisco Bay Area, United States
Design Quality Engineer Jobs
Recruited by Tesla 1 year ago Address Fremont, CA, United States
Graphics Design Verification Engineer
Recruited by Apple 1 year ago Address Cupertino, CA, United States
Principal Engineer, Cache Coherency Subsystem Verification
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $129,000 - $215,000 a year
Application Specific Integrated Circuit Verification Engineer
Recruited by Sharp Decisions 1 year ago Address San Francisco County, CA, United States
Design Engineer Jobs
Recruited by Olea Kiosks 1 year ago Address Artesia, CA, United States
Soc Design Graduate Intern
Recruited by INTEL 1 year ago Address , Santa Clara, 95054, Ca $63,000 - $166,000 a year
Cache Coherency Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Principal Hardware Security Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $129,000 - $215,000 a year
Design Engineer Jobs
Recruited by Degenkolb Engineers 1 year ago Address , San Francisco Bay Area, Ca $7,400 - $10,000 a month
Electrical Design Engineer Jobs
Recruited by Block 1 year ago Address , San Francisco, Ca
Package Design Engineer Jobs
Recruited by Celestial AI 1 year ago Address , Santa Clara, Ca $135,000 - $180,000 a year

Soc Design Engineer Jobs

Company

INTEL

Address , Santa Clara
Employment type FULL_TIME
Salary $88,320 - $132,660 a year
Expires 2023-10-22
Posted at 9 months ago
Job Description


You will be part of the Mixed Signal IP Development team chartered to deliver General-Purpose Input/Output (GPIO) IP on Intel technology.

Your responsibilities will include but are not limited to:

  • Work closely with foundry customers to verify the functionality, performance, and reliability of GPIO IP in their specific designs.
  • Architect and design GPIO IP tailored to meet the specific needs of foundry customers optimized for Intel process technologies and design rules.
  • Stay updated on the latest advancements in technology and design methodologies.
  • Perform rigorous testing, simulation, and characterization to ensure the GPIO IP meets the required specifications.
  • Leverage this knowledge to optimize GPIO IP designs for PPA, identify potential areas for improvement, and propose innovative solutions to foundry customers.
  • Prepare comprehensive documentation and guidelines to assist foundry customers in successfully utilizing GPIO IP.

This is an entry level position and compensation will be given accordingly.

#DesignEnablement


Qualifications


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences.

Minimum Qualifications:

  • Candidate must possess a Bachelor's degree with 3+ months of experience or MS degree with 6+ months of experience in Electrical or Computer Engineering or a related field .

6+ months experience in the following:

  • Design tool in mixed signal environment, spice simulation models, reliability tools and reliability analysis.

Preferred Qualifications:

6+ months experience in analog circuits.


Inside this Business Group


As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art - from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Other Locations


US, AZ, Phoenix; US, CA, Santa Clara

Covid Statement


Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement


All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits


We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here: https://www.intel.com/content/www/us/en/jobs/benefits.html

Annual Salary Range for jobs which could be performed in US, California: $88,320.00-$132,660.00
  • Salary range dependent on a number of factors including location and experience


Working Model


This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.


JobType

Hybrid