Unfortunately, this job posting is expired.
Don't worry, we can still help! Below, please find related information to help you with your job search.
Some similar recruitments
Soc Asic Jobs
Recruited by Ripple Technology Inc. 8 months ago Address Milpitas, CA, United States
Design Verification Engineer Jobs
Recruited by Ripple Technology Inc. 8 months ago Address Milpitas, CA, United States
Staff Digital Asic Design Engineer
Recruited by Gyga Force 8 months ago Address Alameda County, CA, United States
Soc Power Validation Engineer
Recruited by Apple 8 months ago Address San Diego, CA, United States
Wireless Design Verification Engineer
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Asic Design Engineer Jobs
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Soc Design Engineer Jobs
Recruited by INTEL 9 months ago Address , Santa Clara $88,320 - $132,660 a year
Nvidia 2024 Internships: Hardware Asic Design And Verification Intern
Recruited by NVIDIA 9 months ago Address , Santa Clara
Cpu Verification Engineer Jobs
Recruited by Ampere Computing 9 months ago Address , Santa Clara, 95054 $108,000 - $180,000 a year
Design Verification Engineer Jobs
Recruited by Apple 9 months ago Address Cupertino, CA, United States
Soc Manager Jobs
Recruited by MindSource 10 months ago Address San Francisco, CA, United States
Validation & Verification Engineer Jobs
Recruited by Skyryse 11 months ago Address El Segundo, CA, United States
Cpu Architectural Design Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Graphics Design Verification Engineer
Recruited by Apple 1 year ago Address Cupertino, CA, United States
Asic Technical Lead Jobs
Recruited by SEMIFIVE 1 year ago Address San Jose, CA, United States
Principal Engineer, Cache Coherency Subsystem Verification
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $129,000 - $215,000 a year
Application Specific Integrated Circuit Verification Engineer
Recruited by Sharp Decisions 1 year ago Address San Francisco County, CA, United States
It Soc Analyst Jobs
Recruited by UC Davis Health 1 year ago Address , Sacramento, Ca
Analyst - Soc I
Recruited by Honda of America Mfg., Inc. 1 year ago Address Torrance, CA, United States
Soc Design Graduate Intern
Recruited by INTEL 1 year ago Address , Santa Clara, 95054, Ca $63,000 - $166,000 a year
Cache Coherency Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Principal Hardware Security Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $129,000 - $215,000 a year

Asic Soc Verification Jobs

Company

Tara Technical Solutions (TTS)

Address San Francisco Bay Area, United States
Employment type FULL_TIME
Salary
Expires 2023-06-19
Posted at 11 months ago
Job Description
Principal OR Senior Asic Verification with Emulation: Full-Time Direct Hire with Fortune 500 client.
San Francisco OR San Diego OR Irvine Locations:
In-Office locations are San Jose/Irvine/San Diego:
The position entails working closely with core designers, chip-level integration architects, software developers, and other verification engineers on state of the art broadband video products.
The team member would be contributing to the verification of highly advanced digital designs and extremely complex SOCs.
The candidate will be creating various emulation databases for complicated testing systems, developing both C/C++ tools and UVM UVCs, and writing scripts to support flows and debugging platforms. Experience with C/C++ is required, while knowledge of UVM and a scripting language such as PERL or Python is strongly desired. The colleague should have 8+PLUS PLUS years of design verification experience and 3+ years of emulation experience, preferably with Siemen’s Veloce platform.
*Position is on site at Irvine, San Jose, San Diego, or Singapore locations.
Required:
BSEE Verification Experience (8-12+ years PLUS)
Emulation Experience (3 years minimum )
C/C++ Experience Verilog or VHDL Knowledge
Strong debugging skills:
Strongly desired: NOT a MUST HAVE.
UVM Knowledge
Scripting Knowledge
RTL Design Experience.
Reach out for more information in confidence :