Unfortunately, this job posting is expired.
Don't worry, we can still help! Below, please find related information to help you with your job search.
Some similar recruitments
Design Verification Engineer Jobs
Recruited by Ripple Technology Inc. 8 months ago Address Milpitas, CA, United States
Medical Device Verification Engineer (Not A Qa Role)
Recruited by Systems Ally 8 months ago Address San Jose, CA, United States
Staff Digital Asic Design Engineer
Recruited by Gyga Force 8 months ago Address Alameda County, CA, United States
Wireless Design Verification Engineer
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Asic Design Engineer Jobs
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Soc Design Engineer Jobs
Recruited by INTEL 8 months ago Address , Santa Clara $88,320 - $132,660 a year
Nvidia 2024 Internships: Hardware Asic Design And Verification Intern
Recruited by NVIDIA 8 months ago Address , Santa Clara
Cpu Verification Engineer Jobs
Recruited by Ampere Computing 8 months ago Address , Santa Clara, 95054 $108,000 - $180,000 a year
Engineer Ii, Graphics Jobs
Recruited by PlayStation 10 months ago Address San Mateo, CA, United States
Validation & Verification Engineer Jobs
Recruited by Skyryse 11 months ago Address El Segundo, CA, United States
Asic Soc Verification Jobs
Recruited by Tara Technical Solutions (TTS) 11 months ago Address San Francisco Bay Area, United States
Cpu Architectural Design Verification Engineer
Recruited by Ampere Computing 11 months ago Address , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Graphics Design Verification Engineer
Recruited by Apple 11 months ago Address Cupertino, CA, United States
Senior Rtl Design Engineer
Recruited by SBT 11 months ago Address San Francisco Bay Area, United States
Principal Engineer, Cache Coherency Subsystem Verification
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $129,000 - $215,000 a year
Application Specific Integrated Circuit Verification Engineer
Recruited by Sharp Decisions 1 year ago Address San Francisco County, CA, United States
Senior Verification Validation Engineer
Recruited by Freemind Solutions 1 year ago Address Santa Clara, CA, United States
Soc Design Graduate Intern
Recruited by INTEL 1 year ago Address , Santa Clara, 95054, Ca $63,000 - $166,000 a year
Cache Coherency Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $108,000 - $180,000 a year

Design Verification Engineer Jobs

Company

Apple

Address Cupertino, CA, United States
Employment type FULL_TIME
Salary
Category Computers and Electronics Manufacturing
Expires 2023-08-29
Posted at 9 months ago
Job Description

Summary

Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that no one has solved yet? Bring passion and dedication to your career, and there's no telling what you could accomplish.

Our Display Technologies Engineering team is working on the next generation of groundbreaking products using best in class tools, flows and methodologies. Come join our team and be a part of the excitement!

Key Qualifications

Professional coding skills in Verilog or SystemVerilog
Sophisticated knowledge of standard ASIC design and verification flows including RTL design, simulation and testbench development, coverage analysis and constrained random testing
Advanced knowledge of HVL methodology like UVM/OVM is a big plus
Experience with SystemVerilog Assertion (SVA)
Experience writing scripts in languages such as Perl or Python is a plus
Experience with Formal Verification is a plus

Description

As part of the verification team supporting Apple's Display Technologies portfolio for the next-generation of Apple products, you will work closely with Design and Architecture teams to review specifications and architecture, extract features and define verification plan including the coverage model. You will then execute on this plan through testbench development, directed/constrained random test generation, assertion-based verification, failure analysis and resolution, and coverage analysis and closure. You will run RTL and gate level functional simulations. You will also support mixed-signal co-simulation using Verilog models of analog IP, and develop testbench, test cases, reference model, coverage model and automation of regression suite. You will also have the opportunity to enhance the team’s methodology and flows.

Education & Experience

BS and 10+ years of relevant experience required.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $170,700 and $300,200, and your base pay will depend on your skills, qualifications, experience, and location.
Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.
Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Role Number: 200460745