Register
Recruit Create CV

Senior Design Verification Engineer Jobs

Design Verification Engineer Jobs
By Ripple Technology Inc. At Milpitas, CA, United States
Entry level positions: 0-2 years of experience
Senior and above level positions: a minimum of 2 years of experience
Experience in debugging designs of IP level (Wi-Fi Baseband, and MAC) or SOC level
Good communication and documentation skills
Work with system architects, algorithm engineers, and RTL designers to define Wi-Fi AP chip verification requirements.
MS or higher degree in EE, CS or related fields,
Wireless Design Verification Engineer
By Apple At Cupertino, CA, United States

Summary Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that ...

Senior Design Engineer Jobs
By Lionbridge Technologies At , Remote $80,000 - $88,000 a year
Delivers independent execution of established and emerging work processes and systems, while still developing technology or product knowledge.
Experienced understanding of 3D CAD software for "large" electrical harnesses and electrical panels.
Leads the development and improvement of work processes and systems across a functional discipline area within a business unit site.
Bachelor's degree in mechanical Engineer. Master's degree will be considered a plus.
This position may require licensing for compliance with export controls or sanctions regulations.
Incredible opportunities to learn for one of the most competitive team.
Design/Senior Design Engineer
By Vee Technologies At , Remote
Familiar with Building Management System
Manage project documentation including shop drawings, material submittals, bill certification, measurements, as built drawings, O&M manuals, and handover documentation.
Report on all aspects of ELV work at weekly project management meetings.
Update management about the risks in project completion and provide risk mitigation strategies.
Manage, schedule, and monitor the implementation of Access Control, CCTV and Structured Cabling systems.
Professional working knowledge of Security Systems.
Coherent Mesh Design Verification Engineer
By Ampere Computing At , Durham, 27703 $108,000 - $180,000 a year
Define requirements for block and subsystem level testing infrastructure.
4+ years of hardware verification experience
Experience using industry standard HDL languages (Verilog, System Verilog, VHDL) and simulation tools
Experience developing verification environments in one or more industry standard languages like SVTB UVM/OVM
Programming experience in languages common to the industry (e.g., C, C++, Perl, Python)
Experience in automating design, verification, and validation tasks
Senior Manager, Contract Verification (Hybrid)
By PosiGen At Belle Chasse, LA, United States
Management proficiency with telephony/ call center suites such as Five9/RingCentral preferred
Ability to review and manage a high volume of standardized contracts daily. Legal experience and/or exposure is highly beneficial.
A Bachelor's degree in a relevant field or equivalent experience.
Excellent communication, leadership, and written skills.
Analytical experience exporting key data and providing analysis is highly preferred
Experience with Salesforce CRM software is highly preferred. Experience with DrawLoop and DocuSign software is a plus.
Cpu Design Verification Engineer, Devices And Services
By Google At Austin, TX, United States
Bachelor’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
2 years of experience in functional verification, performance validation, developing test plans, and diagnostic codes of modern processors.
Experience with UVM, SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.
Knowledge of general purpose operating systems such as Linux and Android.
Master’s degree in Electrical Engineering, Computer Science, or related field.
Familiarity with ARM Instruction Set Architecture.
Design Verification Engineer Intern
By MicroAire Surgical Instruments LLC At , Charlottesville, Va

Design Verification Activities associated with new product development activities

Design Verification Engineer Jobs
By Apple At Cupertino, CA, United States

Summary Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that ...

Design Verification Engineer Jobs
By Apple At Austin, TX, United States

Summary Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences ...

Senior Design Quality Engineer
By Philips At Bothell, WA, United States

Looking for another DQE for the Ultrasound team! This role has the responsibility of helping support our PLM migration and improvement across Quality for Ultrasound. Looking for people within periodic ...

Senior Engineer, Virtual Design & Verification (Vd&V)
By John Deere At Ankeny, IA, United States
Strong analytical capabilities coupled with capability to effectively communicate complex information to a broad audience.
Leadership skills in transferring abstract ideas into deliverables and the ability to motivate individuals and teams toward the targeted outcomes.
Demonstrated capabilities for technical mentoring.
Exhibit strong collaboration skills working with cross-functional teams.
Experienced user of nCode, Databricks and Tableau.
Experience using data base processing and custom instrumentation and data collection.
Senior Vlsi Design Engineer
By Synapse Design Inc. At United States
Having experience of leading a small team of RTL engineers. Preferred experience range is 8+ years.
Hands on experience in Micro architecture, RTL coding for ASIC projects.
Hands on Experience in RTL coding of DDR OR CXL.
Title :: System Validation Engineer
Asic Design Verification Engineer
By Samaritan Technical Professionals At United States
Experience in one or more Verification language (UVM, System Verilog)
Experience in one or more scripting language (TCL, Python, Perl, Shell-scripting)
Prior experience validating complex SoCs that include multiple clock and reset domains, clock gating, and power intent specified via UPF
6+ years of verification experience
Have the freedom to work remotely!
Participate in development of test benches to verify RTL at block, unit, and SoC levels
Cpu Architectural Design Verification Engineer
By Ampere Computing At , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Knowledge of ARM architecture or x86
Design and debug core-level test bench infrastructure
Design CPU random test generators and/or C++ simulators
Responsible for assembly language test writing and generation, debug failures, evaluate coverage of design
Perform test planning and development
Define block level and full-chip level software environments for server-class microprocessor-based SoC
Graphics Design Verification Engineer
By Apple At Cupertino, CA, United States

Summary Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design ...

Senior Rtl Design Engineer
By SBT At Austin, Texas Metropolitan Area, United States
• Demonstrated experience and expertise in adding custom instructions, vector processing, and custom pipeline choices.
• Collaborate with customers and stakeholders to understand their requirements and deliver high quality solutions.
• Strong experience with RTL design and verification, including VHDL or Verilog.
• In-depth knowledge of (ideally 5 years or more) RISC-V architecture and its various extensions.
• Experience with SoC integration, including peripherals, memory controllers, and interconnects.
• Excellent written and verbal communication skills, and the ability to work effectively in a team environment.
Senior Rtl Design Engineer
By SBT At San Francisco Bay Area, United States
• Demonstrated experience and expertise in adding custom instructions, vector processing, and custom pipeline choices.
• Collaborate with customers and stakeholders to understand their requirements and deliver high quality solutions.
• Strong experience with RTL design and verification, including VHDL or Verilog.
• In-depth knowledge of (ideally 5 years or more) RISC-V architecture and its various extensions.
• Experience with SoC integration, including peripherals, memory controllers, and interconnects.
• Excellent written and verbal communication skills, and the ability to work effectively in a team environment.
Senior Verification Validation Engineer
By Freemind Solutions At Santa Clara, CA, United States
Strong knowledge of silicon bring up / testing
DV experience - block level
Hardware + Software debug experience
Knowledge of ethernet, L2/L3 networking protocols, TSN protocols is highly desired
Validation of ethernet switch with system software.
Validation at Emulation level and Silicon level
Design Verification Engineer Jobs
By Meta At , Remote $136,000 - $195,000 a year
2+ years of System Verilog OVM/UVM DV experience.
Knowledge of Python, Perl, shell scripting.
Knowledge with assertions (SVA) or others.
Knowledge of digital ASICs design flows.
Bachelors degree in Electrical Engineering or Computer Science or equivalent experience.
C, C++ coding, debugging experience.

Are you an experienced Senior Design Verification Engineer looking for an opportunity to work on cutting-edge technology? We are looking for a motivated individual to join our team and help us develop and verify the next generation of products. You will have the chance to work with a highly experienced team and use the latest tools and techniques to ensure the highest quality of our products. If you are passionate about design verification and have the skills and experience to make a difference, then this is the job for you!

Overview:

A Senior Design Verification Engineer is responsible for verifying the design of integrated circuits and systems. This includes developing verification plans, writing testbenches, and running simulations to ensure that the design meets the specified requirements. The Senior Design Verification Engineer is also responsible for debugging and troubleshooting any issues that arise during the verification process.

Detailed Job Description:

The Senior Design Verification Engineer is responsible for developing and executing verification plans for integrated circuits and systems. This includes writing testbenches, running simulations, and debugging any issues that arise during the verification process. The Senior Design Verification Engineer is also responsible for ensuring that the design meets the specified requirements.

What is Senior Design Verification Engineer Job Skills Required?

• Knowledge of digital design and verification techniques
• Experience with scripting languages such as Tcl, Perl, and Python
• Knowledge of hardware description languages such as Verilog and VHDL
• Knowledge of verification tools such as SystemVerilog, UVM, and OVM
• Ability to debug complex designs
• Excellent problem-solving and communication skills

What is Senior Design Verification Engineer Job Qualifications?

• Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field
• 5+ years of experience in digital design and verification
• Experience with scripting languages such as Tcl, Perl, and Python
• Knowledge of hardware description languages such as Verilog and VHDL
• Knowledge of verification tools such as SystemVerilog, UVM, and OVM

What is Senior Design Verification Engineer Job Knowledge?

• Knowledge of digital design and verification techniques
• Knowledge of hardware description languages such as Verilog and VHDL
• Knowledge of verification tools such as SystemVerilog, UVM, and OVM
• Knowledge of scripting languages such as Tcl, Perl, and Python

What is Senior Design Verification Engineer Job Experience?

• 5+ years of experience in digital design and verification
• Experience with scripting languages such as Tcl, Perl, and Python
• Experience with hardware description languages such as Verilog and VHDL
• Experience with verification tools such as SystemVerilog, UVM, and OVM

What is Senior Design Verification Engineer Job Responsibilities?

• Develop and execute verification plans for integrated circuits and systems
• Write testbenches and run simulations to ensure that the design meets the specified requirements
• Debug complex designs and troubleshoot any issues that arise during the verification process
• Ensure that the design meets the specified requirements