Unfortunately, this job posting is expired.
Don't worry, we can still help! Below, please find related information to help you with your job search.
Some similar recruitments
Design Verification Engineer Jobs
Recruited by Ripple Technology Inc. 8 months ago Address Milpitas, CA, United States
Wireless Design Verification Engineer
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Asic Design Engineer Jobs
Recruited by Apple 8 months ago Address Cupertino, CA, United States
Digital Design Lead Jobs
Recruited by Aquent 8 months ago Address Los Angeles, CA, United States
Nvidia 2024 Internships: Hardware Asic Design And Verification Intern
Recruited by NVIDIA 9 months ago Address , Santa Clara
Design Verification Engineer Jobs
Recruited by Apple 9 months ago Address Cupertino, CA, United States
Digital Design Engineer - Backend, Pcie
Recruited by CyberCoders 10 months ago Address San Jose, CA, United States
Staff Mechanical Design Engineer, Battery
Recruited by Tesla 10 months ago Address Palo Alto, CA, United States
Digital Microfluidics Engineer Jobs
Recruited by Avery Digital 10 months ago Address San Diego, CA, United States
Staff/ Head Of Design / B2B
Recruited by Motion Recruitment 10 months ago Address San Francisco, CA, United States
Entry Level Design Engineer - Highways/Roads
Recruited by GHD 11 months ago Address , San Luis Obispo, Ca $60,000 - $68,000 a year
Senior Staff Mechanical Design Engineer
Recruited by Generac Power Systems 11 months ago Address , San Francisco Bay Area, Ca
Asic Soc Verification Jobs
Recruited by Tara Technical Solutions (TTS) 11 months ago Address San Francisco Bay Area, United States
Cpu Architectural Design Verification Engineer
Recruited by Ampere Computing 1 year ago Address , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Graphics Design Verification Engineer
Recruited by Apple 1 year ago Address Cupertino, CA, United States
Asic Technical Lead Jobs
Recruited by SEMIFIVE 1 year ago Address San Jose, CA, United States
Director Of Design Jobs
Recruited by Lyra Health 1 year ago Address San Francisco Bay Area, United States
Staff Mechanical Design Engineer - Geartrain
Recruited by Tesla 1 year ago Address Palo Alto, CA, United States

Staff Digital Asic Design Engineer

Company

Gyga Force

Address Alameda County, CA, United States
Employment type FULL_TIME
Salary
Category IT Services and IT Consulting
Expires 2023-09-26
Posted at 8 months ago
Job Description

Our client is a fast-growing and expanding medical device company pioneering ultra-cutting-edge technologies in the medical implants industry. They are currently searching for Staff Digital IC design engineers to work in their Alameda, CA location.




RESPONSIBILITIES:



  • Write Perl/Python scripts for design task automation.
  • Write TCL scripts for design tool control – synthesis, place-and-route, et al.
  • Test and debug chips after they return from fabrication.
  • Write specifications for digital components of mixed-signal integrated circuits and systems.
  • Execute full digital flow, from functional requirements to layout, and eventually tape-out.
  • Develop RTL to execute required digital functions.
  • Define bench-top test plans and verify performance and functionality.
  • Work with analog and system IC designers to define digital component requirements.
  • Build environments and write test cases for verification and functional validation.



QUALIFICATIONS:



  • Fluent in TCL and Perl /Python scripting languages.
  • Experience writing verification plans, building environments (UVM), and writing test cases.
  • Experience implementing physical design with synthesis and automated place-and-route.
  • Fluent in Verilog and System Verilog digital hardware description languages.
  • Experience inserting test structures and generating test patterns for scan and BIST.
  • Experience developing digital IP interfacing with analog circuits (LDOs, ADCs, DACs, PLLs, OSCs).
  • Experience in low power digital design and power gating of digital blocks.
  • Experience in event-driven modeling of analog circuits for full-chip verification.
  • Experience with timing analysis and back-annotation for timing verification.
  • Education: MSEE with 5+ years of experience, or PhD with 2+ years of experience.


INCENTIVES & BENEFITS:



  • Salary $175K+ Base + 20% Annual Bonus
  • Relocation Assistance
  • 4 weeks of Vacation, 2 Floating Holidays, and 9 Company Paid Holidays
  • 100% Employer Paid (for Employee & Family) Health insurance (i.e., Zero Monthly Insurance Premiums – Worth $18-20K/Yr. for an average Family)
  • Annual Grant of $30K/Yr. in Cash (Instead of RSU’s) After 3 Years of Employment
  • 401(k) Matching at 100% Company Match for First 5% of Employee Contribution



For a list of all our openings, please visit www.gygaforce.com.