Register
Recruit Create CV

Design Verification Engineer Jobs

Design Verification Engineer Jobs
By Ripple Technology Inc. At Milpitas, CA, United States
Entry level positions: 0-2 years of experience
Senior and above level positions: a minimum of 2 years of experience
Experience in debugging designs of IP level (Wi-Fi Baseband, and MAC) or SOC level
Good communication and documentation skills
Work with system architects, algorithm engineers, and RTL designers to define Wi-Fi AP chip verification requirements.
MS or higher degree in EE, CS or related fields,
Wireless Design Verification Engineer
By Apple At Cupertino, CA, United States

Summary Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that ...

Coherent Mesh Design Verification Engineer
By Ampere Computing At , Durham, 27703 $108,000 - $180,000 a year
Define requirements for block and subsystem level testing infrastructure.
4+ years of hardware verification experience
Experience using industry standard HDL languages (Verilog, System Verilog, VHDL) and simulation tools
Experience developing verification environments in one or more industry standard languages like SVTB UVM/OVM
Programming experience in languages common to the industry (e.g., C, C++, Perl, Python)
Experience in automating design, verification, and validation tasks
Cpu Design Verification Engineer, Devices And Services
By Google At Austin, TX, United States
Bachelor’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
2 years of experience in functional verification, performance validation, developing test plans, and diagnostic codes of modern processors.
Experience with UVM, SystemVerilog, or other scripting languages such as Python, Perl, Shell, Bash, etc.
Knowledge of general purpose operating systems such as Linux and Android.
Master’s degree in Electrical Engineering, Computer Science, or related field.
Familiarity with ARM Instruction Set Architecture.
Design Verification Engineer Intern
By MicroAire Surgical Instruments LLC At , Charlottesville, Va

Design Verification Activities associated with new product development activities

Design Verification Engineer Jobs
By Apple At Cupertino, CA, United States

Summary Imagine what you could do here at Apple! New ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Do you love working on challenges that ...

Design Verification Engineer Jobs
By Apple At Austin, TX, United States

Summary Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences ...

Senior Engineer, Virtual Design & Verification (Vd&V)
By John Deere At Ankeny, IA, United States
Strong analytical capabilities coupled with capability to effectively communicate complex information to a broad audience.
Leadership skills in transferring abstract ideas into deliverables and the ability to motivate individuals and teams toward the targeted outcomes.
Demonstrated capabilities for technical mentoring.
Exhibit strong collaboration skills working with cross-functional teams.
Experienced user of nCode, Databricks and Tableau.
Experience using data base processing and custom instrumentation and data collection.
Systems Verification Engineer Ii
By Smith+Nephew At Andover, MA, United States
Experience using JAMA/Cognition or similar tools for requirements management
Identify, report, track, prioritize HW/SW defects using defects management systems (e.g. JIRA) and validate fixes
Participate in design and requirements reviews, analysis and support the development of documentation required for FDA device approval
Support the Validation / qualification of third-party software components and tools used for software development and verification/validation, including COTS/SOUP analysis
2+ years of related experience (development or testing) with a BS degree
1+ years of related experience (development or testing) with an MS degree
Asic Design Verification Engineer
By Samaritan Technical Professionals At United States
Experience in one or more Verification language (UVM, System Verilog)
Experience in one or more scripting language (TCL, Python, Perl, Shell-scripting)
Prior experience validating complex SoCs that include multiple clock and reset domains, clock gating, and power intent specified via UPF
6+ years of verification experience
Have the freedom to work remotely!
Participate in development of test benches to verify RTL at block, unit, and SoC levels
Principal Engineer, Cache Coherency Subsystem Verification
By Ampere Computing At , Austin, Tx $129,000 - $215,000 a year
Lead and contribute to day-to-day execution of all verification activities to meet tape out quality requirements
Minimum MS & 6 years or BS & 8 years of IP and subsystem design verification experience
Prior experience in verifying Arm AMBA (APB/AHB/AXI/ACE/CHI) protocols or other high performance interconnect protocols.
Experienced in building new verification test benches using industry standard languages like System Verilog, UVM/OVM
Programming experience in 1 or more languages common to the industry (e.g., C, C++)
Experience in automating design/verification tasks using perl/python or other scripting languages
Verification Engineer :: Remote :: Contract
By DMS VISION Inc At United States
·Knowledge of source code management techniques (SVN, GIT).
·Experience in writing test benches in SystemVerilog.
·Knowledge of VHDL sufficient to navigate through an existing design.
·Knowledge of UVM validation environments.
·Knowledge of Mentor Graphics' QuestaSim digital simulator.
·Knowledge of the Linux environment, scripting languages (Shell, Tcl, Python, "makefile").
Cpu Architectural Design Verification Engineer
By Ampere Computing At , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Knowledge of ARM architecture or x86
Design and debug core-level test bench infrastructure
Design CPU random test generators and/or C++ simulators
Responsible for assembly language test writing and generation, debug failures, evaluate coverage of design
Perform test planning and development
Define block level and full-chip level software environments for server-class microprocessor-based SoC
Graphics Design Verification Engineer
By Apple At Cupertino, CA, United States

Summary Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design ...

Principal Engineer, Cache Coherency Subsystem Verification
By Ampere Computing At , Santa Clara, 95054, Ca $129,000 - $215,000 a year
Lead and contribute to day-to-day execution of all verification activities to meet tape out quality requirements
Minimum MS & 6 years or BS & 8 years of IP and subsystem design verification experience
Prior experience in verifying Arm AMBA (APB/AHB/AXI/ACE/CHI) protocols or other high performance interconnect protocols.
Experienced in building new verification test benches using industry standard languages like System Verilog, UVM/OVM
Programming experience in 1 or more languages common to the industry (e.g., C, C++)
Experience in automating design/verification tasks using perl/python or other scripting languages
Design Verification Engineer Jobs
By Meta At , Remote $136,000 - $195,000 a year
2+ years of System Verilog OVM/UVM DV experience.
Knowledge of Python, Perl, shell scripting.
Knowledge with assertions (SVA) or others.
Knowledge of digital ASICs design flows.
Bachelors degree in Electrical Engineering or Computer Science or equivalent experience.
C, C++ coding, debugging experience.
Cache Coherency Verification Engineer
By Ampere Computing At , Santa Clara, 95054, Ca $108,000 - $180,000 a year
Contribute to day-to-day execution of all verification activities to meet tape out quality requirements
Knowledge of high-performance multi-core processor architecture and microarchitecture, especially OOO memory and cache coherency protocols
Skilled in using industry standard HDL languages (System Verilog, Verilog, VHDL) and simulation tools
Experience developing verification environments in one or more industry standard languages like SVTB, UVM, OVM
Programming experience in 1 or more languages common to the industry (e.g., C, C++)
Prior experience in IP verification, preferably microprocessor core or interconnect/fabric verification
Software Verification Engineer Jobs
By Wisk Aero At , Remote $97,715 - $149,315 a year
Experience with testing frameworks for composing tests for certification credit
Requirement Analysis: Perform peer review, and propose modifications, of software specifications to support completeness, correctness and verifiability of the requirements
Requirements-based Software Verification, which may include but not limited to:
Performing reviews on artifacts such as software requirements, design, architecture and code.
Strong knowledge of the C programming language
Ability to write/review review software requirements
Cpu Design Verification Engineer – Entry-Level
By Ampere Computing At , Portland, 97209, Or $90,000 - $150,000 a year
Entry level experience in Hardware and Software
Academic experience with industry standard HDL languages (Verilog, System Verilog, VHDL) and simulation tools
Programming experience in C, C++ and scripting experience in Perl, Python or Unix Shell
Academic experience in x86 or ARM assembly language
Create test plans for unit-level and chip-level verification
Implement test benches and verification environment

Are you looking for an exciting opportunity to use your design verification skills to help create innovative products? We are looking for a Design Verification Engineer to join our team and help us develop cutting-edge products. You will be responsible for verifying the design of our products and ensuring they meet the highest standards of quality. If you are an experienced engineer with a passion for design verification, then this is the job for you!

What is Design Verification Engineer Job Skills Required?

• Knowledge of digital and analog circuit design, verification, and validation
• Proficiency in Verilog, SystemVerilog, VHDL, and other hardware description languages
• Experience with scripting languages such as Python, TCL, and Perl
• Ability to debug complex hardware designs
• Knowledge of industry-standard verification methodologies such as UVM, OVM, and VMM
• Familiarity with industry-standard verification tools such as Questa, VCS, and ModelSim
• Understanding of system-level verification
• Knowledge of embedded systems and microcontrollers

What is Design Verification Engineer Job Qualifications?

• Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field
• 5+ years of experience in design verification
• Experience with ASIC and FPGA design and verification
• Knowledge of industry-standard verification methodologies
• Proficiency in scripting languages
• Ability to debug complex hardware designs

What is Design Verification Engineer Job Knowledge?

• Knowledge of digital and analog circuit design, verification, and validation
• Understanding of system-level verification
• Knowledge of embedded systems and microcontrollers
• Familiarity with industry-standard verification